README file: Virtex-II Platform FPGA Handbook
=============================================

Date: March, 2001

VHDL code examples are provided to illustrate the Chapter 2 - Design Considerations - of 
the Virtex-II Platform FPFA Handbook.

- VHDL Templates:
VHDL templates are available as examples to instantiate primitives. 
Each template has a component declaration section and an architecture section. 
Each part of the template should be inserted within the VHDL design file. 
The portmap of the architecture section should include the design signal names.

- VHDL Submodules:
VHDL submodules are low level VHDL code instantiating some primitives. 
These submodules can be instantiated in a design and must be synthesized with the design.

The templates and submodules can be found in the following directories corresponding to 
each section of the Chapter 2: Design Considerations (Virtex-II Platform FPGA HandBook)

Directory:
------------

- lvds: "Using LVDS I/O"

Submodules (code example):
 DDR_LVDS_IN
 DDR_LVDS_OUT
 DDR_LVDS_3STATE
 

Who to Contact if you have questions?

http://support.xilinx.com/

North American Support
Hotline: 1-800-255-7778 
or (408) 879-5199 
Fax: (408) 879-4442 
Email: hotline@xilinx.com 
 
United Kingdom Support
Hotline: +44 870 7350 610
Fax: +44 870 7350 620 
Email : ukhelp@xilinx.com 
 
Japan Support
Hotline: Local Distributor
Fax: Local Distributor
Email: jhotline@xilinx.com