

Project Monitor Form

| | |
|---|---|
| Project: CMS FED Date: Wednesday 31 March-2004 | PMF number: 44 Sheet: 1 of 2 |
| <p>Project Implementation phase.</p> <p><i>FED-PMCs:</i></p> <p>Reloading from scratch old set of faulty cards (both returned and undelivered). A couple of them seem to be working on the test bench. Still need another week to run through them all.</p> <p><i>FEDv1:</i></p> <p><u>Manufacture</u></p> <p>All 6 boards are now at RAL and have been boundary scanned (last 2 delivered on 22nd March). All boards now pass BScan tests (with only minor fixes) except: Nr 16 had TTCrx errors, nr 15 had QDR errors, but readout tests passed. 2 boards show problems with TTCrx (one is nr 16) Now testing all analogue channels. (3 boards had to go back for a few days to have new gain resistors fitted on bottom side). So far 3 boards look fine on all channels. Remaining problems mostly missing gain resistors (hand soldered). Nr 13 sent to CERN on 30th March. Could send another board by end of this week.</p> <p>Readout errors (after some studies localised to BE to VME link) were observed with new cards. Timing in BE FPGA firmware had to be slightly adjusted. Suspect due to changes in line impedance c.f. older cards. Nb Changed firmware <u>must</u> be used with all new cards, but also works with older cards. Must also move TTS throttle on J0. Firmware: ACE 22.03.04 : Delay 02_1B ; FE 03_15 ; BE 02_39 ; VME 03_0F</p> <p>One of the “dud” FED boards nr 09 was examined at National Physical. It was not possible to ascertain further the cause of the FPGA soldering problems without having unsoldered laminate.</p> <p><u>FED Status:</u></p> <p>Nr 005 at PISA reported some problems inserting card in crate. Not sure which type of crates was used. Fed nr 003 was checked a few times from RAL and no problems yet observed. Nb it still has very old firmware on it.</p> <p><u>System Tests</u></p> <p><i>S-LINK tests based at Imperial .</i> All remaining problems reported understood as due to artefact of operating scope mode at</p> | |

excessive rate (as suspected). See below.

RUWG at CERN confirmed that DAQ link cards will handle 80MHz transmission up to 10 metres and that all FEDs are within 10 metres of DAQ cards.

FE FPGA algorithm tests at RAL:

PPD has shown that baseline ZERO SUPPRESSION in FE FPGA is fully working.

Previously reported problems e.g. apparent inability to disable single strips and behaviour of low thresholds, were due to a misunderstanding of input patterns.

Other Tests

Test of over temperature cut out of power. Done.

Tests of Hot Swapping for card extraction and insertion. (requires connection of Front-Panel switch) in progress.

Card extraction working. Card insertion works, but requires an additional push-button reset. Investigating effect of insertion on other cards in crate.

Power and currents driving all 96 inputs in progress at Imperial. Still in progress. RAL would like to take back nr 06,07 when tests are completed.

Re-confirm at RAL the delay skew settings measured by Matt N.

After re-installation of SBS drivers we are now able to talk to both VME crates from single PC.

FEDv2

Further change review for FEDv2 held at RAL on March 25th.

Agreed on the minimal set of changes (on basis of not changing a working board):

i.e. subset of CALICE power circuit changes (e.g. keep 12V DC-DC device).

Propose reloading VME EPROM via JTAG cable connection on Front-Panel, which can be chained along an entire crate (or more) to a laptop. Slower but less complicated (safer) solution.

Drawing office not ready for layout work until week starting 26th April.

Meanwhile prepare...

Expect the production report from DDi this week. Can then arrange a washout review do discuss possible additional changes for FEDv2.

We plan to have updated FEDv2 schematics prepared.

Aim is to complete FEDv2 layout by beginning of June.

Review and start production of 2 FEDv2 pcbs by end of June for assembled boards in hand August/September.

See project schedule v 1.6

Other Issues

There is now some discussion by CMS ESSC as to whether the “standard” LHC crates/PS provided will be adopted by CMS.

CMS propose to change to single-mode fibres for local TTC transmission. Should be compatible with the existing PIN diodes.

Francois has provided 700 2D bar code labels for FEDs (bags of 100).

Review of FED URD was carried out after last meeting:

The missing features are almost all related to firmware and mostly to do with handling error conditions and resets, which is under development now.

Update of deliverables formalised in Project Spec v2.0

Project web pages have been cleaned up:

http://www.te.rl.ac.uk/esdg/cms-fed/qa_web/index.html

Firmware

Delay-FPGA:

No change. Propose to mask out the 4 “non-linear” of the skew settings in software.

FE-FPGA:

No change.

BE FPGA:

Trigger rule to cure remaining S-LINK readout errors. In Scope mode L1A triggers must be a minimum of 33 clocks apart for BE logic (independent of FE logic rule of SL + 10)

Improvement of state machine for TTS signals implemented (for APVE interface).

Programmed TTCvi card and made a basic test of TTC chan B transmission and serial decoding done.

VME FPGA:

Demonstrated ability to re-load FPGAs under software command and to store more than one set of FPGA configuration files in Cflash card. The set to re-load can be selected by software. Still needs more testing to check reliability of loading.

| Actions from the previous PMF | | | |
|---|------------------|------------|-----------------------------|
| Action | Status | Who | Original Target date |
| Update project pages for internal audit. | Done | JC | |
| Manage assembly and delivery of 6 more FEDs to RAL. | Done.. | JC | |
| Implement and test TTC chan B. | Basic test Done. | ST/JC | |
| Sign off new project deliverables with customer. | | JC | 26-03-04 |
| Test next 6 FEDs | In progress. | IC/JC | 26-03-04 |
| Get S-LINK working with random triggers. | Done.. | ST | |

| Actions outstanding and new actions | | |
|--|------------|--------------------|
| Action | Who | Target Date |
| Sign off new project deliverables with customer. | JC | 31-03-04 |
| Send 2 new FEDs to CERN. | JC/IC | 02-04-04 |
| Hold washout review with DDi. | JC | 16-04-04 |
| Complete FEDv2 schematics. | ST | 26-04-04 |

Project Monitor Form- milestones

| | | | | |
|--------------------------------------|--|----------------------------------|---------------------------------|----------------------------|
| Project: CMS FED | | PMF number: 44 | | |
| Project Manager: J. Coughlan | | | | |
| Date: Wednesday 31 March-2004 | | Sheet: 2 of 2 | | |
| | Milestones from Project Management Plan Version:1.5 | date due in PMP | predicted date | date done |
| 1 | User Requirements Document | 30.07.01 | | 26.09.01 |
| 2 | Project Spec sign off | 21.12.01 | | 05.02.02 |
| 3 | Board Level Preliminary Review | 14.01.02 | | 16.01.02 |
| 4 | FE Analogue Channel Feasibility Review | 31.01.02 | | 21.03.02 |
| 5 | FE Module Feasibility Review | 28.02.02 | | 08.05.02 |
| 7 | Board Level Feasibility Review | 25.02.02 | | 25.02.02 |
| 8 | Delay FPGA Interim Review | 11.03.02 | | 27.03.02 |
| 9 | Front End FPGA Interim Review | 28.02.02 | | 12.08.02 |
| 10 | Back End FPGA Interim Review | 04.03.02 | | 17.12.02 |
| 11 | FE Module Final Review | 18.06.02 | | 25.06.02 |
| 12 | BE Module Interim Review | 28.06.02 | | 15.08.02 |
| 13 | Schematics finalised | 05.08.02 | | 22.08.02 |
| 14 | Layout & Routing done | 16.09.02 | | 29.12.02 |
| 15 | Full Board FEDv1 Design Final Review | 23.09.02 | | 06.11.02 |
| 16 | IDR Customer Production sign off & PCB Tape Out | 07.10.02 | | 06.12.02 |
| 17 | Batch 1 (2 off) Non-Opto Assembled FEDv1s at RAL | 11.11.02 | | 22.01.03 |
| 18 | Old version OptoRx for Batch 0 in UK | 26.08.02 | | 28.01.03 |
| 19 | Batch 2 (3 off incl 1 Opto) Assembled boards at RAL | 20.06.03 | | 27.06.03 |
| 20 | New version OptoRx at RAL | 01.04.03 | | 21.07.03 |
| 21 | FEDv1 Interim Review | 08.09.03 | | 11.09.03 |
| 22 | Batch 3 (6 off all opto) Assembled boards at RAL | 30.09.03 | | 08.10.03 |
| 23 | Ship 1st FEDv1 to CERN. | 30.09.03 | | 03.11.03 |
| 24 | Ship 2nd FEDv1 to CERN. | 28.11.03 | | 19.12.03 |
| 25 | Batch 4 (6 off DDi) Assembled boards at RAL | 01.03.04 | 11.03.04 | 22.03.04 |
| 26 | Finalise design changes for FEDv2 | 01.04.04 | 30.04.04 | 25.03.04 |
| 27 | Design Review FEDv2 | 30.04.04 | 01.06.04 | |