

Project Monitor Form

Project: CMS FED Date: Thursday 24 July-2003	PMF number: 34 Sheet: 1 of 2
<p>Project Implementation phase.</p> <p><i>FED-PMCs:</i></p> <p>28 cards passing tests were collected at CERN on 18.7 Remaining 12 failing tests will not be worked until after the holidays at earliest.</p> <p><i>FEDv1:</i></p> <p><u>Manufacture</u></p> <p>005 with 8 OptoRx (old version) delivered to RAL on Monday 30th June. 003 and 004 (latter with assembly completed after fixing gash) delivered on Monday 30th June.</p> <p>Necessary mods made before powering boards. Boards power ok in crate, but some problems powering on the bench. Need to power on bench to use VME Extender cards for loop back tests. Eventually got it working after relaxing current limits on FET controllers. Problem on 12 V bench supply?</p> <p>JTAG Boundary Scan tests passed with a few minor problems only (Nb BSDL files needed changing for XC2V1500's.) Solder bridges on Resistor packs between ADCs and Delay FPGA. Need to fix on FEDv2 eg change solder masks. 003 had an LM82 on wrong. 004 (board with gash) had DAC on wrong and 1 J0 pin shorted. Nb No faults reported on any BGAs on first 5 boards.</p> <p>004 is now being used for James tests of power circuitry.</p> <p>Meanwhile Matt reported some further solder bridges on 001 (inaccessible to JTAG.) Also 1 dud DAC channel.</p> <p>Matt also discovered peaking caps were fitted despite assembly instructions saying not to do it. Investigating how it happened. Partly our fault for not spotting on first pair. These caps were an option requested at short notice by Francois when settling time problems were being observed on OptoRx. 1 per FE channel, 10pF 0402. Present on primary side on 001 and 002 . On both sides of 003 and 005 (and probably 004.) Need to remove them.</p> <p>Request put into Drawing Office to make a further 6 FEDv1 PCBs with no layout changes. Job pending, awaiting results from Atlas 9U and Daresbury 12U PCBs using tin finish rather than gold. If assembly is ok will use the same on FEDs. Tin should give better long term stability for surface mounted components.</p>	

49 more OptoRx (new version with settable caps) received on 21st July.
Jan Troska states that there should be no difference for Large Scale Assembly tests if using old or new OptoRx.

Proposal for 3 fully assembled FEDs with OptoRx 001,003,005:
Fully assemble 001 with 6 more old version OptoRx. (Exchange it at IC with 003?)
Assemble 003 with 8 new OptoRx.
001 stays in UK, 005 and 003 to LSA/CERN.

Concern: Shortage of TrueLight pin diodes for TTCrx. We had 2 (maybe 3?) from Bruce Taylor. 1 is on 001. We only need 1 or 2 more. CERN Microelectronics apparently due to make a bulk order soon?

Firmware

FE-FPGA:

Reasonable progress made. Including understanding operation of Bill G's design.

Testing Frame Finding mode using simple APV pattern generator in BE test design which feeds by cable from test pin to Electrical test card inputs on all channels of one FE module. We can also adjust data level within frame w.r.t. to header level.

Frame finding is partly working. Evidence that ChipScope was affecting behaviour of design.

Observe 11 out of 12 channels locking to ticks reliably.

Observe correct data length value for event from FE fifos.

Observe stable pipeline address and correct status info bits for 11 out of 12 channels.

Last channel has error bits indicating out of sync. Doesn't recover on DAC reset (other channels do.)

Needs more work to get clean data transfer in test design. Currently data contents are not yet as expected, DDR in test design needs tuning, so may jump to final BE design for further tests.

Need to verify entire complete design in XC2V1500. And modify if necessary.

BE FPGA:

Concentrated effort on this. Very good progress made.

Using Chipscope now observe correct FE data entering and leaving QDR memories (at least for a few triggers.) Timing is quite critical. Hence have moved clock selection logic to VME to free up clock resources in BE.

DAQ and Tracker headers/trailers (including updated DAQ trailer) are also now appended correctly. Data and controls on output lines to V-LINK appear to be ok.

Now adding software serial control registers and some further steering features. Eg ability to disable complete FE modules, ID registers, counters for diagnostics, adding more info to tracker headers...) This involves porting some Verilog code from FE FPGA.

Full register map for BE available in next few days.

So far all tests have used Scope mode triggers. We will add APV test pattern generator to this

design to allow tests in Frame Finding mode.

Designer at RAL for following 2 weeks, then on leave for 3 weeks.

VME FPGA:

Some good progress made.

Implemented buffer for VME data readout and associated registers/counters for software control.

Tested with BE design.

Eventually observed correct data on lines entering VME using ChipScope.

But Data stored in memory and readout from VME was misaligned. Data at end of event corrupted. Also counters for software control still wrong. Some problems maybe due to side effects of new DAQ trailer.

Quite close to having first data readout via VME. Needs some quick and dirty test software.

Designer on leave next week.

Comment: BE<->VME FPGA tests would already benefit from use of firmware code revision systems. Keeping step of tests with fast changing and closely coupled designs demands discipline.

Actions from the previous PMF			
Action	Status	Who	Original Target date
Start test on FED of VME-Link receiver.	Done	EF/ST/JC	
Send first batch of FED-PMCs to CERN.	Done	JC/IC	
JTAG new boards.	Done	IC/RM	
Observe Frame Finding data capture.	Done	IC/JC	
Observe correct QDR data readout.	Done	ST/JC	

Actions outstanding and new actions		
Action	Who	Target Date
One complete event correctly readout over VME.	EF/JC	08-08-03
Frame Finding mode working in BE.	ST/JC	04-08-03
Try placing FE design in XC2V1500.	IC	08-08-03

Project Monitor Form- milestones

Project: CMS FED		PMF number: 34		
Project Manager: J. Coughlan		Sheet: 2 of 2		
Date: Thursday 24-July-2003				
	Milestones from Project Management Plan Version:1.3	date due in PMP	predicted date	date done
1	User Requirements Document	30.07.01		26.09.01
2	Project Spec sign off	21.12.01		05.02.02
3	Board Level Preliminary Review	14.01.02		16.01.02
4	FE Analogue Channel Feasibility Review	31.01.02		21.03.02
5	FE Module Feasibility Review	28.02.02		08.05.02
7	Board Level Feasibility Review	25.02.02		25.02.02
8	Delay FPGA Interim Review	11.03.02		27.03.02
9	Front End FPGA Interim Review	28.02.02		12.08.02
10	Back End FPGA Interim Review	04.03.02		17.12.02
11	FE Module Final Review	18.06.02		25.06.02
12	BE Module Interim Review	28.06.02		15.08.02
13	Schematics finalised	05.08.02		22.08.02
14	Layout & Routing done	16.09.02		29.12.02
15	Full Board Design Final Review	23.09.02		06.11.02
16	IDR Customer Production sign off & PCB Tape Out	07.10.02		06.12.02
17	Batch 0 (2 off) Non-Opto Assembled boards at RAL	11.11.02		22.01.03
18	OptoRx for Batch 0 in UK	26.08.02		28.01.03
19	Batch 0 review	11.04.03		
20	OptoRx for Batch 1 at RAL	01.04.03		
21	Batch 1 (10 off) Assembled boards at RAL	04.07.03		
22	Delivery Batch 1 to CERN start	12.09.03		
23	Delivery Batch 1 to CERN completed.	04.12.03		