

Project Monitor Form

Project: CMS FED Date: Friday 22 August-2003	PMF number: 35 Sheet: 1 of 2
<p>Project Implementation phase.</p> <p>FEDv1:</p> <p><u>Manufacture</u></p> <p>Manufacture of a further 6 FEDv1 PCBs given go ahead. No layout changes. (Using Tin finish like Atlas boards which just passed Boundary Scan tests.) Expect bare PCBs back 2nd week September.</p> <p>Further tests of power circuitry carried out on 004. Improving protection circuitry on QDR power supplies. Suggestions for better FET controllers. Plus some other changes which will be made and tested on CALICE boards. James is moving to another project soon. Work is being handed over to Ivan.</p> <p>Need to improve communication of assembly instructions. Lessons from inadvertently fitted peaking caps. Last set of assembled boards. Have tested 003 (without OptoRx) in crate. Next test 005 (with OptoRx). NB FE FPGA full design fitted in XC2V1500. Encouraging. Needs more exhaustive testing.</p> <p>Need to fully test 005 optically. First board for delivery outside UK. Then assemble 003 with 8 OptoRx.</p> <p>TrueLight pin diodes for TTCrx. CERN MicroElectronics responsible for bulk LHC orders. None from CMS. We got last device from Sandro in hand. We have put our own small (25 off) order in to Taiwan. Atlas have tried but failed to get some already.</p> <p><u>Firmware</u></p> <p>All functionality needed for LSA tests, except for TTC clock and trigger, have been tested at RAL in standalone setups and with standalone software (cf Imperial system tests with final software and external signal sources).</p> <p>FE-FPGA:</p> <p>In good shape.</p> <p>Fixed problem in DDR input block (which was causing odd structures in sine wave captures.) Lack of convenient visualisation tools hampered studies. Using tcl scripts and Excel to do it.</p> <p>Further tests of Frame Finding have been made and it seems to work. Verified pipe address readout and apv status bits. Locking to ticks and frames. Can do simple things in our standalone loop back setup. Need better control of input rates/data</p>	

patterns. Found out what happened when FE buffers overflow!

Checked full final design “places & routes” in smaller XC2V1500. Scope mode seems to work.

Discovered a few more features of the design. ADC settings don't seem to read back properly. Presence of ChipScope definitely seems to screw up aspects of operation of logic. (All official releases of all FPGA final firmware will have ChipScope cores removed.)

BE FPGA:

Excellent progress was made. Design needed for LSA implemented and fundamentals tested before Saeed left on vacation.

A full set of registers for control and monitoring logic operation from VME were added as needed for LSA tests.

Plus some extra features. FE data lengths added to header. Ability to ignore data from selected FE FPGAs. Flags to indicate status of buffers. Firmware revision register.

Building of events with FE data in scope mode and frame finding tested (latter done by adding apv frame generator from test design.)

DAQ headers/trailers and Tracker headers verified for a few events. Need final software readout for more exhaustive testing.

VME FPGA:

Major progress made.

VME event readout is now working.

Temporary restriction that event < 32 KB buffer (not a problem for Imperial tests).

Otherwise all features needed for LSA tests done.

External clock selection is implemented. Backplane clock tested.

Full FED reset over VME implemented. Firmware ID register.

Bug found in VME FPGA operation during Imperial tests manifesting as long delays between VME bus cycles. Traced to mis-assignment of DTACK buffer enable pin. We introduced it when including Matt's improvement to DTACK logic a few weeks ago. Now fixed.

Other Work

TTC:

Tests with TTCrx have not succeeded yet. Currently using Backplane clock/trigger as external source.

Have setup TTCvi and TTCex at RAL. Spent some time understanding operation of TTCrx.

Suspect that BE FPGA is not resetting TTCrx correctly.

This is the last function we need working for LSA tests.

S-LINK:

Eventually obtained the pin out of ECAL Transition card for S-LINK PMC. It is possible we could use it for FED kit tests with some minor mods.



Actions from the previous PMF			
Action	Status	Who	Original Target date
Try placing FE design in XC2V1500.	Done	IC	
One complete event correctly readout over VME.	Done	EF/JC	
Frame Finding mode working in BE.	Done	ST/JC	

Actions outstanding and new actions		
Action	Who	Target Date
Get Multi-Fragment Events readout in VME	EF/JC	12-09-03
Get TTCrx clock output working.	ST/JC	12-09-03
Get 2 nd VME64x test crate operational	IC	19-09-03

Project Monitor Form- milestones

Project: CMS FED		PMF number: 35		
Project Manager: J. Coughlan		Sheet: 2 of 2		
Date: Friday 22-August-2003				
	Milestones from Project Management Plan Version:1.3	date due in PMP	predicted date	date done
1	User Requirements Document	30.07.01		26.09.01
2	Project Spec sign off	21.12.01		05.02.02
3	Board Level Preliminary Review	14.01.02		16.01.02
4	FE Analogue Channel Feasibility Review	31.01.02		21.03.02
5	FE Module Feasibility Review	28.02.02		08.05.02
7	Board Level Feasibility Review	25.02.02		25.02.02
8	Delay FPGA Interim Review	11.03.02		27.03.02
9	Front End FPGA Interim Review	28.02.02		12.08.02
10	Back End FPGA Interim Review	04.03.02		17.12.02
11	FE Module Final Review	18.06.02		25.06.02
12	BE Module Interim Review	28.06.02		15.08.02
13	Schematics finalised	05.08.02		22.08.02
14	Layout & Routing done	16.09.02		29.12.02
15	Full Board Design Final Review	23.09.02		06.11.02
16	IDR Customer Production sign off & PCB Tape Out	07.10.02		06.12.02
17	Batch 0 (2 off) Non-Opto Assembled boards at RAL	11.11.02		22.01.03
18	OptoRx for Batch 0 in UK	26.08.02		28.01.03
19	Batch 0 review	11.04.03		
20	OptoRx for Batch 1 at RAL	01.04.03		
21	Batch 1 (10 off) Assembled boards at RAL	04.07.03		
22	Delivery Batch 1 to CERN start	12.09.03		
23	Delivery Batch 1 to CERN completed.	04.12.03		