

## Project Monitor Form

<b>Project:</b> CMS FED <b>Date:</b> Friday 12 September-2003	<b>PMF number:</b> 36 <b>Sheet:</b> 1      of      2
--	---

Project Implementation phase.

***FEDv1:***

Manufacture

6 FEDv1 bare PCBs (Tin finish) arrived on 5<sup>th</sup> September.  
 Went out for assembly (with all Optos) on 9<sup>th</sup> September. With explicit list of those components on schematics not to fit.

Ser 005 (with 8 Optos) has been tested. Readout of empty events tested. Brought to Imperial today for optical testing.  
 NB Requires a different Cflash file due to XC2V1500 FE FPGA parts. Actual FPGA firmware should be IDENTICAL.

Got updated set of Xilinx quotes (now from Unique Memec.)  
 These figures should reflect close to our final pricing for final volumes.  
 It looks encouraging. All target parts are close to our estimates of 50% of first quotes.  
 It would be interesting to compare what prices CERN could achieve?

Analogue Devices (eg ADCs) are now distributed by AVNET. Although the contact person has just moved from MEMEC.

Internal Interim Review of FED status held on 11<sup>th</sup> September. Status of FEDv1 and possible changes to FEDv2 design reviewed.  
 The full list of changes implemented for the CALICE version of card will be introduced on FEDv2.

Order of 25 off TrueLight pin diodes for TTCrx arrived from Taiwan.

James Salisbury has commenced work on another project. Work on power circuitry was handed over to Ivan. James is still available for assistance is needed (e.g. investigating analogue effects.)

Bigger power supply was installed in main 9U crate. A second 9U crate (with fewer slots) will be adapted for future power testing.

Firmware

**FE-FPGA:**

Finding problem with empty data on some channels. Now suspect firmware handling DDR input data (was changed to solve an earlier problem.) Under investigation.  
 But some software that allows us to see the data graphically would help a lot.  
 Frame Finding is starting to work at Imperial using OptoTest card inputs.

**BE FPGA:**

Verified readout with back plane LVDS clock and trigger using SEQSI.

Tests with TTCrx:

I2C interface for setting up TTCrx registers (clock delays etc..) (adapted mostly from borrowed Atlas code) was implemented and appears to be working (version BE 02\_1D.)

Need to set all jumpers on TTCrx pins to set up I2C address etc.

This interface will be further adapted for controlling LM82 Temp sensor (makes setting up via software a lot easier, it has never worked yet!)

We have not been able to get a stable 40 MHz clock out of TTCrx. Now suspect that our TTCvi is not programmed correctly (or even faulty?).

Have checked TTC on both 002 and 005.

Verified that normally TTCrx is receiving the appropriate reset signal (although in our crate sometimes the power cycle pin needs holding down for a couple of seconds to ensure this.)

Next step is to check TTCvi/ex against cards at Imperial and in Atlas PPD.

**VME FPGA:**

We can now handle “big” events that fill more than a single VME buffer (32 Kbytes) as needed for Frame Finding with all 96 channels.

Stable version is VME 01\_F5

Block Transfer event readout verified (over NI/MXI.)

Now adding a status register to indicate serial commands have completed.

Basic functions for LSA are now in place.

Ed Freeman is going on to other projects at the end of this month. He will be available to help us if necessary.

Saeed will take over responsibility for design.

**DELAY FPGA:**

Before he leaves us Ed will look at fine adjustment of clock skew settings to iron our jumps.

Saeed will take over maintenance of design, but don't expect any major changes needed.

Other Work**S-LINK:**

We now have ECAL Transition card for S-LINK PMC tests. Needs some mods before we can use it.