

## Project Monitor Form

<b>Project:</b> CMS FED <b>Date:</b> Friday 8 Apr-2005	<b>PMF number:</b> 54 <b>Sheet:</b> 1 of 2
<p>Project Implementation phase.</p> <p><b>FEDv2</b></p> <p><i>Manufacture of Pre-series</i>          Production of <b>5 + 20</b> off FEDv2:</p> <p>Limited work has been done on faulty boards, which have rather been put aside for later investigation and we move on to the next batch....</p> <p>First 5 :</p> <ul style="list-style-type: none"> <li>3 pass all single board Acceptance tests. (1 is at CERN and 1 at Imperial.)</li> <li>1 has one dead channel on an ORx output</li> <li>1 with one damaged FPGA rework completed to return next week</li> </ul> <p>Last 20 :</p> <ul style="list-style-type: none"> <li>10 Delivered to RAL on 9<sup>th</sup> March , remaining 10 on 18<sup>th</sup> March.</li> <li>12 pass all single board Acceptance tests (incl Optical inputs).</li> <li>2 are almost working</li> <li>1 appears to have no outputs on one ORx</li> <li>3 have power problems</li> <li>2 have Boundary scan problems</li> </ul> <p>So we would have enough to start Full Crate Tests now as anticipated.</p> <p>Air deflector bars should arrive this week.          We have arranged for unused kit to be returned to RAL.          We plan to hold a pre-series review meeting at eXception plant at the end April / early May.</p> <p><i>Other boards</i></p> <p>Second of original pair of FEDv2 boards nr 019 was sent to CERN on 7<sup>th</sup> March.</p> <p>Re FEDv1s</p> <ul style="list-style-type: none"> <li>Nr 005 and 013 were upgraded to v2 compatible*. Full functionality except no SLINK.</li> <li>Nr 013 was sent to CERN yesterday.</li> <li>Nr 005 appears to have one dead channel on an ORx output (otherwise ok)</li> </ul> <p>* <b>ACE File: 04_03_05 ; EPROM : VME_03_1b</b></p> <p><i>Design Testing :</i></p> <p>Further extensive tests of high rate S-LINK Zero-Suppressed readout on FEDv2 boards continued to show at relatively low rate (few per hundred million) of CRC errors (at high occupancies &gt; 8%) on the Imperial rig. These problems were never seen at RAL using same firmware and test software.          Before Easter the SLINK kits were therefore exchanged. The same level of CRC errors is now</p>	

observed at RAL, and none at Imperial, i.e. the problem moved with the slink kit. However, it did not prove possible during this investigation to isolate any particular element of the link kit as the cause.

(NB these errors have also never been seen with VME event readout).

In order to increase our flexibility with the SLINK we are also implementing firmware to allow the SLINK clock to run at other values than current 80MHz (although rate is still fixed in firmware). If the problem is sensitive to the timing on the link then e.g. running at 40MHz should cure the effect.

NB The final long 8-10m cables discussed by the DAQ group are NOT compatible with the connectors on the SLINK FED Kits. So we must rely on the DAQ group to test with long links.

VME Block Transfers: Observed that sometimes BLT readout fails when FED is in right most slots in crate. Other times it works fine (x10 faster) as expected? CERN results show a correlation of BLT problems with the type of SBS interface i.e. electrical or optical. Difficult to investigate this in FED Tester crate. Very interested to see how they behave with CAEN controllers.

#### ORx/Analogue

Stefanos Dris at CERN tested approximately 12 channels on the FEDv2. The results are what were expected from the modified FEDv1 tests. There seems to be no degradation in dynamic performance due to the lower resistor value 62 Ohm. He may test more channels to obtain more statistics, but he has seen enough to recommend freezing these values. Francois Vasey and Jan Troska have seen the results, and concur with this conclusion.

Francois has still to sign off FEDv2 Orx/Analogue design.

#### *Firmware :*

##### BE FPGA:

Labelling of TTC calibration events in DAQ header during normal runs is now working.

Some additional firmware for error checking on BX synchronisation is now being tested.

SLINK output rate adjustment is being implemented (see above).

An annotated list of low-level software needed to exploit many new BE FPGA firmware features was released last week after discussions with Matt.

Otherwise all the BE specific remaining requirements are completed (although some effort will be needed to interface the new features in the FE FPGA below).

##### FE FPGA:

Osman now has a VHDL version of the FE FPGA design which tests show functions as the VERILOG original (see report at this meeting).

Most of the remaining requirements to be implemented require modification in the FE design (see annotated list presented at last meeting).

It is proposed to adopt the VHDL version as the baseline design code for these changes as the use of VHDL code should assist long term maintenance.

#### Final Acceptance Testing

The spare LHC crate was tested successfully with a FED during CMS week. It will be dispatched this week. An extender box to interface to the SLINK PC is also being sent. This

needs testing at RAL.

Jan is going to test a FED with a new Optical splitter board to verify that our present multimode TTC pigtailed will function with the single mode fibres proposed for the local distribution system. After this an Optical splitter can be sent to RAL for use in the Full crate tests.

Greg is testing a new adapter card to interface the FED Testers to the TTC system. This will allow multiple a full crate of FEDs to be driven simultaneously. See report at this meeting.

### Assembly Plant Testing

Test engineers from eXception spent another day at RAL just before Easter. They were taken through the testing of some of the pre-series boards to gain experience of the procedures. The discussions and their comments were very positive. They have suggested some simplifications. 2 x JTAG/Boundary scan kits were ordered and have just arrived.

Some further improvements made in LabView app related to transfer of BScan files and storage of test results in EPROM.

### *Final Production:*

Papers were prepared for the CERN Finance Committee in March. But it was later decided by CERN management that it would not be necessary to submit them. Tony Wells, of RAL contracts, is in contact with Achille Petrilli to organise the transfer of CMS funds for the final production contract. A project code is being set up in EID to hold the monies.

A meeting to discuss the final contract with eXception EMS management was held at RAL on March 21<sup>st</sup>. Most issues related to the contract are agreed in principle. In particular, the companies proposed payment schedule would be satisfactory. The delivery of 50 boards per month was agreed. A contract document, based on the EU Framework tender, is being drafted. Subsequent to the meeting, a final Bill of Materials was released taking into account the RAL free issue items and with the same Xilinx FPGA pricing we obtain from our distributor. The BoM also explicitly listed the long lead (8-14 week) components. An order is being placed to purchase these parts, in advance of agreeing the final contract, in order to avoid additional delays in the production schedule. This sum would be deducted from the first payment to the company.

Final discussions are taking place concerning the cost of handling our free issue components, in particular the ORx, which are now the dominant material cost.

A fall back option of assembling the ORx ourselves, most likely at Imperial, is being considered.

### Forward Look

Activities, objectives and resources for the next 6 months are to be discussed at this meeting...

- Production and acceptance tests in UK.
- How do we exploit/contribute to B904 integration centre?
- Remaining Firmware requirements and associated low level software.
- Higher level software tasks , calibration, run initialisation procedures ...etc
- +++

CMS schedule has Nov 1<sup>st</sup> 2006 as milestone for delivery of Tracker ready for installation. Our objective is for all final system FEDs to be installed in USC55 and operating with test data to the DAQ system (whatever is available to us) by this date.

<b>Actions from the previous PMF</b>			
<b>Action</b>	<b>Status</b>	<b>Who</b>	<b>Original Target date</b>
Implement Firmware for TTC chan B commands	Done	ST	06-12-04
Mod nr 17 and 19 and send to CERN	Both 17 and 19 modified. 19 sent.	IC	
List kit needed for full crate tests	Requested from CERN.	JC	
Order chiller unit	In progress	IC	31-01-05
Stock check and spreadsheet of remaining FED components	Partially done. Awaiting return of unused kit.	IC	11-02-05
List kit needed for full crate tests	Done. Requested from CERN.	JC	
Install crates in rack	Awaiting crate from CERN.	IC	01-04-05
Complete route cards for preseries	In progress	IC	29.04.05
List of equipment needed for JTAG	Done and kit recieved.	IC	
Complete BE FPGA related missing features from Ian Tomalin's list.	Done.	ST	
Document FED channel numbering scheme.	Done.	JC	
Release list of software needed for FEDv2 firmware	Done.	JC	
Arrange for eXception test engineer to visit RAL	Visit done.	JC	
Arrange for contracts meeting at RAL with eXception	Meeting held.	JC	

<b>Actions outstanding and new actions</b>		
<b>Action</b>	<b>Who</b>	<b>Target Date</b>
Order chiller unit	IC	29-04-05
Stock check and spreadsheet of remaining FED components	IC	29-04-05
Install crates in rack	IC	20-04-05
Complete route cards for pre-series	IC	29-04-05

Release first draft of final contract to Geoff	JC	15-04-05
Order long lead components	JC	11-04-05
Implement SLINK new output clock firmware	ST	15-04-05

**Project Monitor Form- milestones**

<b>Project: CMS FED</b>		<b>PMF number: 54</b>		
<b>Project Manager: J. Coughlan</b>				
<b>Date: Friday 8 Apr-2005</b>		<b>Sheet: 2 of 2</b>		
	<b>Milestones</b> from <b>Project Management Plan Version:1.6</b>	<b>date due</b> <b>in PMP</b>	<b>predicted</b> <b>date</b>	<b>date</b> <b>done</b>
1	User Requirements Document	30.07.01		26.09.01
2	Project Spec sign off	21.12.01		05.02.02
3	Board Level Preliminary Review	14.01.02		16.01.02
4	FE Analogue Channel Feasibility Review	31.01.02		21.03.02
5	FE Module Feasibility Review	28.02.02		08.05.02
6	Board Level Feasibility Review	25.02.02		25.02.02
7	Delay FPGA Interim Review	11.03.02		27.03.02
8	Front End FPGA Interim Review	28.02.02		12.08.02
9	Back End FPGA Interim Review	04.03.02		17.12.02
10	FE Module Final Review	18.06.02		25.06.02
11	BE Module Interim Review	28.06.02		15.08.02
12	Schematics finalised	05.08.02		22.08.02
13	Layout & Routing done	16.09.02		29.10.02
14	Full Board FEDv1 Design Final Review	23.09.02		06.11.02
15	IDR Customer Production sign off &PCB Tape Out	07.10.02		06.12.02
16	Batch 1 (2 off) Non-Opto Assembled FEDv1s at RAL	11.11.02		22.01.03
17	Old version OptoRx for Batch 0 in UK	26.08.02		28.01.03
18	Batch 2 (3 off incl 1 Opto) Assembled boards at RAL	20.06.03		27.06.03
19	New version OptoRx at RAL	01.04.03		21.07.03
20	FEDv1 Interim Review	08.09.03		11.09.03
21	Batch 3 (6 off all opto) Assembled boards at RAL	30.09.03		08.10.03
22	Ship 1st FEDv1 to CERN.	30.09.03		03.11.03
23	Ship 2nd FEDv1 to CERN.	28.11.03		19.12.03
24	Batch 4 (6 off DDi) Assembled boards at RAL	01.03.04		22.03.04
25	Finalise design changes for FEDv2	01.04.04		25.03.04
26	Design Review FEDv2	18.06.04		04.06.04
27	FEDv2 tape-out	16.07.04		28.06.04
28	First FEDv2 boards at RAL	08.10.04		02.08.04
29	Dispatch calls for Tender	26.08.04		13.09.04
30	Award Tender contract	09.02.05		
31	FEDv3 tape-out	06.04.05		
32	First FEDv3 boards at RAL	13.07.05		
33	Production of 500 FEDv3 starts	08.09.05		
34	First FEDv3 at B904 Preveessin	30.11.05		
35	First FED installed at USC55	17.11.05		
36	Last FED installed at USC55	26.07.06		
37	Power on Tracker	01.08.06		
38	Readout test with Tracker	01.10.06		
39	LHC test run	02.04.07		