

Project Monitor Form

Project: CMS FED Date: Tuesday 04-February-2003	PMF number: 24 Sheet: 1 of 2
<p>Project Implementation phase.</p> <p>Status:</p> <p>First pair of assembled FEDv1s (ser nr 001,002) arrived at RAL on 22nd January. X-Rays of BGAs were done. Full visual inspection was not carried out by Assembly company SAETech (they did inform us of this). In future we will wait for these inspections to be done.</p> <p>Assembly issues: Clamp diodes (x 192) had wrong pad footprint (our mistake). Needed rework by hand. Will change part for future boards. Some thru hole parts were done by us (e.g. TTC pin diode.) Test connectors behind OptoRx not fitted (but may not be needed, see below.) Bulk cap was too large for footprint. Done by hand. No major issues up to board delivery.</p> <p>Mechanical issues: Front panels were fitted. Needed to insert/extract in crate. Crate runners need to be 2.2 mm wide. Board may need additional horizontal rigidity bars. Nothing major.</p> <p>Nb All tests so far on ser 001 only. Collection of mods learnt from ser 001 will be applied to ser 002 before powering latter board.</p> <p>Started with Power tests in VME crate. (It proved difficult to power board reliably using bench supplies.) Some patches needed to correctly sequence power on board. Optimization of voltage windows on protection circuits needs to be done. Power supply was only delivering 3.15V cf 3.3V (just needed pot adjustment.) Intermittent power resets observed at first. Seem to have fixed this now. Problem with missing core power to QDRs caused over heated chips (possibility of damage?) Some LEDs didn't come on as expected (see below.) Power was then on board for JTAG tests.</p> <p>First JTAG tests. Carried out by lab JTAG expert and our designers. BSDL files for BSCAN devices were ok. Devices recognised ok. Files modified to bypass some non-BSCAN devices and drive all devices on chains appropriately.</p> <p>Simplest connectivity tests of ~ 3K nets. Nb Further 3K nets not JTAGed. Connections between FPGAs seemed ok. Found 20 or so "errors" reported: TTC (probably ok, floating inputs.) QDRs (by driving chip enables appropriately these errors were removed.)</p>	

FPGA to ADCs (some shorts found, not all faults can be detected. Almost all solder bridges on resistor packs. After modifying board errors removed.)

Later more extensive JTAG soak tests (driving all combinations of i/os) carried out successfully. No errors so far.

Need VME Extender card to do “loop back” to rear connectors boundary scan which completes JTAG testing.

JTAG tools and testing process very impressive.

Summary of repairs (due to Assembly) so far.

Found (and fixed) several solder bridges on resistor packs between ADCs and Delay FPGAs. Nb very small devices/pins. (Nb Also fixed on ser 002.)

Some LEDs were found to be reversed.

Nb Full inspection by Assembly company may have avoided these repairs.

A list of problems is being kept and information will be passed back to SAETech.

We will also discuss with them later how best to reduce assembly costs whilst maintaining quality of manufacture.

Fitted 40 MHz local oscillator.

To test analogue front end circuitry need chip scope (embedded logic analyser) data capture in FPGA.

Next step:

Try to load FPGAs using Xilinx cables and JTAG chains.

36 Xilinx devices on a single chain.

When tests are more advanced on ser 001 we will start on ser 002.

Power issues on 001 can then be investigated more thoroughly.

18 off OptoRx from CERN were received at RAL by 28th Jan.

Electrical Test Card:

Cross-point switch pcbs quotes obtained. (20 Off on panel).

We plan to use probe pins on the test card to fit directly into FED (removes need to connector on motherboard.)

Job hasn't gone out yet. Design was on hold awaiting final mods. Go for 5 day turnaround.

Firmware:

Test firmware slightly modified in light of early JTAG results.

Ready to be used for clock tests.

Meeting at RAL with Emlyn was held to show latest design and discuss modifications of event header code.

There is a problem with porting code between machines with new version of FPGA tools. Full pathnames in design files (including hard drive) seem to be required. We need a workaround.

FED-PMCs:

PMC nrs 31 (fitted with EPROM) and 32 (ser nr reloaded) sent from RAL on 3rd February.

Go ahead given for a further manufacture of 40 PMCs.

With no design changes.

All production and testing to be done at RAL.

50 off Xilinx XC4036XL ordered as last chance purchase.

Requisitions started. Propose to order other critical components and PCBs for 50 off.

PMC test set up has to move onto bench next to 9U FED area.

New cost code for PMC = FK70700

Effort code for PMC = FK50050

Actions from the previous PMF			
Action	Status	Who	Original Target date
Produce FED software driver lib API.		JC	29-11-02
Organise lab space for FED tests.	Done	RH/JC	
Implement basic test firmware & test Chip Scope tools.	Done	EF	
Prepare loop back test for JTAG..	Awaiting Extender.	ST/RM	21-01-03
Release updated designs for BE & VME Firmware	Awaiting library name fix	RH	24-01-03
Arrange for Matt Noy to work part time at RAL.		JC	24-01-03
Layout electrical test card (cross-point switch card)	Done	DB	

Actions outstanding and new actions		
Action	Who	Target Date
Produce FED software driver lib API.	JC	31-01-03
Prepare loop back test for JTAG..	ST/RM	10-02-03
Release updated designs for BE & VME Firmware	RH	28-02-03
Arrange for Matt Noy to work part time at RAL	JC	04-02-03
Complete JTAG (loop back) tests on ser 001.	ST/RM	07-02-03
Load all FPGAs on JTAG chain using Xilinx cable.	ST/EF	07-02-03
Give go ahead for electrical test tape out.	JS	07-02-03

Project Monitor Form- milestones

Project: CMS FED		PMF number: 24		
Project Manager: J. Coughlan				
Date: Tuesday-04-February-2003		Sheet: 2 of 2		
	Milestones from Project Management Plan Version:1.3	date due in PMP	predicted date	date done
1	User Requirements Document	30.07.01		26.09.01
2	Project Spec sign off	21.12.01		05.02.02
3	Board Level Preliminary Review	14.01.02		16.01.02
4	FE Analogue Channel Feasibility Review	31.01.02		21.03.02
5	FE Module Feasibility Review	28.02.02		08.05.02
7	Board Level Feasibility Review	25.02.02		25.02.02
8	Delay FPGA Interim Review	11.03.02		27.03.02
9	Front End FPGA Interim Review	28.02.02		12.08.02
10	Back End FPGA Interim Review	04.03.02		17.12.02
11	FE Module Final Review	18.06.02		25.06.02
12	BE Module Interim Review	28.06.02		15.08.02
13	Schematics finalised	05.08.02		22.08.02
14	Layout & Routing done	16.09.02		29.12.02
15	Full Board Design Final Review	23.09.02		06.11.02
16	IDR Customer Production sign off & PCB Tape Out	07.10.02		06.12.02
17	Batch 0 (2 off) Non-Opto Assembled boards at RAL	11.11.02		22.01.03
18	OptoRx for Batch 0 in UK	26.08.02		28.01.03
19	Batch 0 review	11.04.03		
20	OptoRx for Batch 1 at RAL	01.04.03		
21	Batch 1 (10 off) Assembled boards at RAL	04.07.03		
22	Delivery Batch 1 to CERN start	12.09.03		
23	Delivery Batch 1 to CERN completed.	04.12.03		