





FED Status

CCLRC, Rutherford Appleton Laboratory, Oxon, UK
Imperial College, London, UK
Brunel University, London, UK

presented by John Coughlan RAL

FEDv1 Summary



17 FEDv1 boards manufactured (11 working). No more to be made.

6 commissioned at RAL and delivered to CERN for LSA (4 used in Beam Tests)

5 working boards kept for design testing. (could release 2 of these if needed).



- Objectives
 - Validate final design done
 - Production manufacture acceptance tests well advanced

- Hardware *few issues studied and resolved during testing*

Verified @ 100 kHz L1 S-LINK readout @ 80 MHz. TTC and TCS Interfaces verified

Analogue performance excellent. Optical inputs using FED Opto-Tester board.

To optimise OptoRx (1% settling in 15ns) some FE component values need final tuning. A board has been modified with several different component values. Tests to be completed at CERN after beam tests (see talk by Stefanos).

Power/temp requirements finalised. Standard LHC crates satisfactory.

- Firmware *complete and working for assembly test use*

Used in 25 nsec Test Beams June 2004.

Few minor issues (as expected!) under investigation.

- Software *fully integrated in CMS Tracker DAQ framework.*

Test bench Framework for essential Assembly Plant Testing nearly ready


FEDv2 pre-Production Board



- Aim to be final production version - minimal changes from v1
 - **Power Block** : General improvements.
 - **QDR Memory** : **Replacement part** (pin compatible) identified and on order.
 - **FE FPGA** : Use larger 2M gate (pin compatible) part.
 - **ADC** : AD9218 Device bug. Reduce gain by half. Simple mod.
 - **FPGA Configuration** : Boot device reprogram via VME J0 / JTAG cable.
 - **S-LINK & TCS Signals** : New **6U VME Transition Card**.
 - **FE Analogue** : Tune few components for optimal matching to Optical Link
- Status

First **2** boards received in August as scheduled. Tests proceeding well.
Boundary Scan passed. VME based readout tests working.
S-LINK tests in progress with new Transition card.
- Plan to make a further **~20** at end of 2004 for Full Crate tests.

S-LINK Transition Card



■ Carrier for slink transmitter

- 6U VME Transition card
- 1 per FED
- Buffers control and data signals
- Buffers throttle signals
- FED v1 and V2 compatible

■ Status

- 3 returned from manufacture in August.
- Under tests with FEDs




Slink data and control signals



Throttle signals to FMM

James Leaver

S-LINK Test setup





■ Test conditions

- Trigger rate = 100 kHz “fixed” ; Known pattern data sent from FED
- Level of checking is rate dependent , limited by receiver in PC
- Some time spent understanding how S-LINK DAQ card operates. Eg CRC checking


■ Test results

- Errors observed with FEDv2 (stuck bits), problems not seen with FEDv1 board.
- Verified transition card design is OK.
- Suspected problems with FEDv2 pcb/layout?
- Now almost certain this is a rather subtle **firmware** problem caused by use of new FPGA design tools.
- Now testing with 100 kHz random triggers and Zero Suppressed data.

Validation Testing at Assembly Plant

Testing by Assembly plant operatives

Boundary Scan Testing for Digital




0. Quality Controls during Assembly process
AOI, X-ray

1. Custom Tests at Assembly Plant
BScan, VME crate

2. Tests at RAL & IC
OptoRx, Full crate

3. Tests at CERN
Preveissin 904
Readout Integration

4. Installation at CMS
USC55




VME Crate Testing for Analogue



Test Flow from Assembly Plant to USC55

500 boards to test over 10 months. Essential to catch any manufacturing faults early.

FED Schedule v1.6 March 2004



FED Production Plans



Production Plans

Q3/2004 : Manufacture couple of FEDv2s. **Done**.

Q4/2004 : Testing FEDv2. **Well advanced**.

Manufacture of ~20 pre-production FEDv2s awaiting...

- S-LINK tests completion **end Nov**.
- QDR memories expected **end Nov**.
- Choice of optimal values for FE components **end Nov?**
- Tender quotes evaluation **mid Nov**.
- Launch pre-production **mid Dec**
- Assembled boards back starting **Feb**
- Commission boards and then **full crate tests est. 10 weeks**. If ok could start deliveries to CERN **in May**.

EU Tender Procedure for PCB/Assembly

Q3/2004 : Tender quotes (closing date **27 Oct**).

Q4/2004 : Select company **Nov**. Further negotiations re **Testing**, delivery profiles. Arrange contract between CERN (on behalf of CMS FAs) and RAL.

Q1/2005 : Award contract with company **Feb**.

Q3/2005 -> Q3/2006 : Manufacture **500** FEDs; 20 off then @ ~ 50 / month. Fully test boards in UK. Ship to Preveessin B904; **re-test** full crates and **store** until USC55 available.

FED Availability Key Dates



Batches:

I) FEDv1 : 6 delivered already.*

II) FEDv2 : N Boards from pre-production run of ~20 ** available starting delivery in May 05

III) FEDv3 : N Boards from production validation run of ~20 available at (Tlaunch + 12 weeks)
= end Oct 05

(both FEDv1 and FEDv2 can be used for LSA).

Every effort will be made to meet realistic delivery schedules for LSA once known to us.
Some very limited flexibility to advance dates.

Options?

* 2 more FEDv1 possible with a little effort if urgently needed.

** Make ~ 25 pre-production FEDv2 if sufficient kit is in hand.

Risk if insufficient time is allowed for full crate tests.

Assuming full crate tests verify FEDv2 design.

LSA boards to be recycled to USC55 ? Treated as spares ?

FED web pages


Project Overview - Microsoft Internet Explorer provided by CLRC

File Edit View Favorites Tools Help

Back Forward Stop Home Address http://www.te.rl.ac.uk/esdg/cms-fed/qa_web/index.html Go

Links BBC - Listen Again BBC Homepage CERN CERN BDH VRVS CMS CMS-Misc FED FED SW ILECC-2004 FED-PMC Info for Staff

Google Search Web PageRank 135 blocked AutzFi Options



CMS-FED

Project Team

Project Documentation

Master Documentation List

QA Manual (ref.1) (ref.2) Procedure 6020 (pdf)

New Opportunity

Feasibility Study

Project Specification

Design Reviews

Project Monitoring

Problem Reports

Route Cards

Maintenance



Internal Audit

External Web Pages

Project Documentation

Project Planning Deliverables, Schedules, Costs, Effort ...etc	FED-UK Meetings Minutes ...etc	RAL Design Meetings Reviews ...etc
Hardware Schematics, Datasheets... etc	Firmware FPGA Bit Files, Register Descriptions ...etc	Software Final Software ...etc
User Manuals Technical Specs ... etc	FED Board Status Summary of board locations, modifications	Procurement OptoRx status
Testing Test plan, Test cards ...etc	VME Crates & Racks Racks, Power supplies ...etc	Power & Temperature Distribution, Measurements ...etc
PCB Manufacture & Assembly General, Companies ...etc	Board Manufacture Reports, Snag Sheets, Xrays ...etc	Tender OJEC...etc
FEDv2 Schematics...etc	VME S-LINK Transition Card Schematics...etc	Miscellaneous FED Labelling...etc
Presentations & Papers Conferences ...etc	Publicity Photos, Posters ...etc	
CMS Web Links Tracker, DAQ, TTC ...etc	Miscellaneous Links VRVS ...etc	
Standards S-LINK64, I2C...etc	Related INS Dept Projects CALICE ...etc	
Health & Safety Lasers ...etc		

Last Modified: 10/14/2004 13:03:16 by John Caughlan

Office

Microsoft

End



Intentionally left blank