

FED Status

CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University, London, UK

presented by John Coughlan RAL

FEDv1 Summary







- 17 FEDv1 boards manufactured (11 working). No more to be made.
- 6 commissioned at RAL and delivered to CERN for LSA (4 used in Beam Tests)
- 5 working boards kept for design testing. (could release 2 of these if needed).

FEDv1 Design Testing



- Objectives
 - Validate final design done
 - Production manufacture acceptance tests
 well advanced
- Hardware few issues studied and resolved during testing

Verified @ 100 kHz L1 S-LINK readout @ 80 MHz. TTC and TCS Interfaces verified

Analogue performance excellent. Optical inputs using FED Opto-Tester board.

To optimise OptoRx (1% settling in 15ns) some FE component values need final tuning. A board has been modified with several different component values. Tests to be completed at CERN after beam tests (see talk by Stefanos).

Power/temp requirements finalised. Standard LHC crates satisfactory.

- Firmware complete and working for assembly test use
 - Used in 25 nsec Test Beams June 2004.

Few minor issues (as expected!) under investigation.

- Software fully integrated in CMS Tracker DAQ framework.
 - Test bench Framework for essential Assembly Plant Testing nearly ready

FEDv2 pre-Production Board



- Aim to be final production version minimal changes from v1
 - Power Block : General improvements.
 - QDR Memory: Replacement part (pin compatible) identified and on order.
 - FE FPGA: Use larger 2M gate (pin compatible) part.
 - ADC: AD9218 Device bug. Reduce gain by half. Simple mod.
 - FPGA Configuration: Boot device reprogram via VME J0 / JTAG cable.
 - S-LINK & TCS Signals : New 6U VME Transition Card.
 - FE Analogue : Tune few components for optimal matching to Optical Link
- Status

First 2 boards received in August as scheduled. Tests proceeding well.


Boundary Scan passed. VME based readout tests working.

S-LINK tests in progress with new Transition card.

Plan to make a further ~20 at end of 2004 for Full Crate tests.

S-LINK Transition Card





Carrier for slink transmitter

- 6U VME Transition card
- 1 per FED
- Buffers control and data signals
- Buffers throttle signals
- FED v1 and V2 compatible

- Status
 - 3 returned from manufacture in August.
 - Under tests with FEDs



Slink data and control signals




Throttle signals to FMM



James Leaver

S-LINK Test setup



S-LINK Tests



Test conditions


- Trigger rate = 100 kHz "fixed"; Known pattern data sent from FED
- Level of checking is rate dependent, limited by receiver in PC
- Some time spent understanding how S-LINK DAQ card operates. Eg CRC checking

Test results

- Errors observed with FEDv2 (stuck bits), problems not seen with FEDv1 board.
- Verified transition card design is OK.
- Suspected problems with FEDv2 pcb/layout?
- Now almost certain this is a rather subtle firmware problem caused by use of new FPGA design tools.
- Now testing with 100 kHz random triggers and Zero Suppressed data.


Validation Testing at Assembly Plant





FED Schedule v1.6 March 2004





FED Production Plans



Production Plans

Q3/2004 : Manufacture couple of FEDv2s. Done.

Q4/2004 : Testing FEDv2. Well advanced.

Manufacture of ~20 pre-production FEDv2s awaiting...

- S-LINK tests completion end Nov.
- QDR memories expected end Nov.
- Choice of optimal values for FE components end Nov?
- Tender quotes evaluation mid Nov.
- Launch pre-production mid Dec
- Assembled boards back starting Feb
- Commission boards and then full crate tests est. 10 weeks. If ok could start deliveries to CERN in May.

EU Tender Procedure for PCB/Assembly

Q3/2004: Tender quotes (closing date 27 Oct).

Q4/2004 : Select company Nov. Further negotiations re Testing, delivery profiles. Arrange contract between CERN (on behalf of CMS FAs) and RAL.

Q1/2005 : Award contract with company Feb.

Q3/2005 -> Q3/2006 : Manufacture 500 FEDs; 20 off then @ ~ 50 / month. Fully test boards in UK. Ship to Prevessin B904; re-test full crates and store until USC55 available.

FED Availability Key Dates



Batches:

- I) FEDv1: 6 delivered already.*
- II) FEDv2: N Boards from pre-production run of ~20 ** available starting delivery in May 05
- III) FEDv3: N Boards from production validation run of ~20 available at (Tlaunch + 12 weeks)
- = end Oct 05
- (both FEDv1 and FEDv2 can be used for LSA).

Every effort will be made to meet realistic delivery schedules for LSA once known to us. Some very limited flexibility to advance dates.

Options?

- * 2 more FEDv1 possible with a little effort if urgently needed.
- ** Make ~ 25 pre-production FEDv2 if sufficient kit is in hand.


Risk if insufficient time is allowed for full crate tests.

Assuming full crate tests verify FEDv2 design.

LSA boards to be recycled to USC55? Treated as spares?

FED web pages





End



Intentionally left blank