
A
2-TE-0070-020<19>A
THIS DRAWING CONFORMS TO B.S. 3939
U2_1
XC2V40-I/O
BODY 1 OF 4
U2_1
XC2V40-CONFIG
BODY 2 OF 4
U2_1
XC2V40-JTAG
BODY 3 OF 4
U2_1
XC2V40-POWER
BODY 4 OF 4
CFG_INIT#
DONE
RED
1K0
56R
GND
3V3
1V5
TCK
TMS
TDI
TDO
DDR_TOP_DA<0..4>
DDR_TOP_DB<0..4>
DDR_BOT_DA<0..4>
DDR_BOT_DB<0..3>
SPARE<0..3>
BUSY
COMMAND_IN
SERIAL_OUT
TOP_CLK_A
BOT_CLK_B
CLOCK_IN
PC3205M
CIRCUIT
CMS TRACKER FED v1
DELAY FPGA
13-11-02
S. TAGHAVIRAD
CMS
© CCLRC 2002
CCLRC
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS
RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.
TOTAL NO. OF SHEETS 95